Font Size: a A A

Design Of High--speed Random Pulse Drive System

Posted on:2021-04-27Degree:MasterType:Thesis
Country:ChinaCandidate:Y H QianFull Text:PDF
GTID:2370330620468329Subject:Communication and Information System
Abstract/Summary:PDF Full Text Request
Due to its high efficiency and confidentiality,quantum encrypted communication has gradually become an important direction for the development of future communi-cations.The development of related hardware equipment has also become urgent.This design will be used as a laser driver,primarily for quantum-encrypted communications.In addition,because the output waveform can be controlled by a computer,this design can also be used in the fields of quantum computers and optoelectronic communications.As an emerging application,due to the particularity of its output waveform,there are currently no similar public reported results.According to the requirements,this design realized two chips and the corresponding communication program on computer.This dissertation first introduces the input-output relationship and design specifi-cations of the main chip(high-speed random pulse driver).As a chip that realizes the main functions,a novel architecture is proposed to make the entire chip more efficient in hardware implementation.The measured results of the chip show that the working frequency of the chip is 40M?1GHz,the adjustment range of the amplitude is 0?0.86V,the adjustment range of the pulse width is 220?800ps,and the chip area is 7.6mm~2.Due to the limited test environment,it is temporarily impossible to comprehen-sively test the performance of the chip.However,the known results prove that the chip can completely function well and prove the rationality of the internal frame design.Subsequently,this thesis introduces the design flow of the auxiliary chip(Sigma-Delta converter).This chip relies on Matlab software and Matlab's internal mature algorithms to effectively determine the transfer function of the filter that can be used in the Sigma-Delta converter and meets the design requirements.Based on the combined process,a fourth-order single-loop CIFB structure was adopted,and the optimization procedure of the circuit was discussed.Finally,the post-layout simulation of the Sigma-Delta converter at each corner is given,which shows that the Sigma-Delta converter has SNDR of 105dB,DR of 99dB,SFDR of 90dB,bandwidth of 2kHz,power consumption of 20.2mW,chip operating voltage of 2.5V,and the chip area is 0.68 mm~2.
Keywords/Search Tags:quantum encrypted communication, high frequency random code, pulse generator chip, Sigma-Delta converter, single loop CIFB
PDF Full Text Request
Related items