Font Size: a A A

Design IP Core Of The GPIB Controller Based On FPGA

Posted on:2009-09-26Degree:MasterType:Thesis
Country:ChinaCandidate:L C ChenFull Text:PDF
GTID:2178360245489639Subject:Microelectronics and Solid State Electronics
Abstract/Summary:PDF Full Text Request
SOC has become the main system implementation technology.NRE risks, time-to-market pressure,and ever-increasing design complexity,all these factors drove the SOC industry divided into three parts:IP provider,design service provider,and chip intergrator.The SOC enters a new eara:platform-based SOC design with various IP integrations.The strictly verified and reliable IP cores are playing an essential and significant role in the SOC design flow.Meanwhile,a series of new design,verification,manufacture methodologies and EDA tools have been emeging or being developed to handle these issues.GPIB controller is widely used in automatic test field,for it's the core chip in making up the test system.The author comes out the idea of design the IP core of GPIB control chip using FPGA technology by referring to quantities of technical book,the analyze of integrate circuit's development in the world and the fact of our staff room.The design and realization of the GPIB controller base on FPGA will be described in details this theme.Firstly,this thesis introduces the background and significance about the GPIB controller basing on FPGA.Sencondly,the basic knowledge of design FPGA is described.In the character,I only describe the GPIB bus to the point.There emphasis is how to use FPGA to design the IEEE-488.2 protocol and introduce the IP core of GPIB controller ten interfaces function,especially the designing of state machine according to IEEE-488.In addition,it discusses the designing of data channel.Basing on the building block design thought,we split the whole system into some little modules,using the VerilogHDL to accomplish them and verify it with Modelsim after it is synthesized by Synplify.After all the modules were finished,the system soft IP core can be installed by linking all the module's symbol together.At last,Verilog HDL code was implemented on FPGA by EDA tool.In order to verify the idea,working state simulation of GPIB controller with EDA tools was carried out,and satisfying result was obtained.Finally,this paper summarized the design IP core of GPIB controller based on FPGA and proposed the development tendency of current GPIB controller design and pointing out the needed work for the further studies.
Keywords/Search Tags:FPGA, GPIB controller, state machine, IP core
PDF Full Text Request
Related items