Font Size: a A A

The Design And Realization Of Double Backup Solid-state Storage Device For A Telemetry System

Posted on:2015-02-17Degree:MasterType:Thesis
Country:ChinaCandidate:Y G LiangFull Text:PDF
GTID:2252330428958812Subject:Instrumentation engineering
Abstract/Summary:PDF Full Text Request
In the fields of aerospace tracking, solid state storage system acts as the subsystem of thetelemetry systems, which plays an important role in the spacecraft’s flight test. It cancompletely and accurately record the every environment parameters of the flight states, andafter the testing, according to retrieving the telemetry solid-state recorder and reading the testdata, the paper will ascertain the breakdown location, evaluate the function, optimize thewhole design and improve the production.Based on the hard environment, combining with the related task requirements andtechnical indicators, the research designs a data recorder which can work at high temperature,high pressure, high impact and high overload. In the development of the storage, based onprinciples of modularity, miniaturization, high integration and high reliability, it makes use ofXC3S400, which is one of Xilinx’s Spartan-3members, as the control core, applies AD chipto synchronously collect four channel vibration signals whose sampling frequency is27KHz,and controls of the RS-422asynchronous serial interface to receive one channel9830400bpsPCM data. Finally, it would mix, compile and store the former data in the Samsung’s FLASH.In this thesis, the hardware platform and FPGA timing control is explained in detail, such as:the AD acquisition, PCM decoding, hybrid encoding frame, the cache, real-time monitoring,double parallel storage backup and so on, then the author has offered solutions aiming atsome of the technical difficulties in debugging process like incorrect data and USB droppedproblem.Finally, through a large number of tests, the results show that the solid-state recorder canaccurately collect and store the four channel27KHz vibration signal and one channel9830400bps PCM data, the whole of which meet the design requirements.
Keywords/Search Tags:Data memory, FPGA, Acquisition, Hybrid Encode, Double backup
PDF Full Text Request
Related items