Font Size: a A A

Improved Fast RSA Encryption Algorithm Based On FPGA

Posted on:2017-05-09Degree:MasterType:Thesis
Country:ChinaCandidate:J L SunFull Text:PDF
GTID:2348330503481179Subject:Communication and Information System
Abstract/Summary:PDF Full Text Request
With the rapid development of computer network technology,the advent of the Information Age, information leaks occur frequently, information security has become one of the issues people are most concerned about the information age. How RSA encryption algorithm can be fast implemented in the premise of ensuring the information security, has a very important practical significance, this article is for the issue.Through the RSA encryption algorithm research, the paper realized both from the improved algorithm and hardware implementation to increase the speed.Improvement algorithm, first, the RSA encryption algorithm analysis, the encryption process is actually the process of modular exponentiation operation. Through research and comparison of several fast modular exponentiation algorithm, use the high binary R-L model algorithm to achieve fast modular exponentiation for adapting hardware encryption,which will be converted into a modular exponentiation modular multiplication. Secondly, through the analysis of several fast modular multiplication algorithm, using the Montgomery modular multiplication algorithm to suitable for hardware implementation. Finally, the R-L model high binary arithmetic, Montgomery modular multiplication algorithm and SMM optimization algorithm encryption process were analyzed to determine the three algorithms in the encryption process from different aspects of encryption algorithms are optimized. Integration of these three algorithms applied to the encryption algorithm, put forward improved the RSA encryption algorithm.Hardware implementation, FPGA has extensive hardware resources, is very suitable for the use of parallel and pipelining to dealing with data. Firstly, the encryption module for the overall design and overall process design, a single-channel and multi-channel parallel lines are layout of the overall process. Secondly, design a large number of addition, subtraction, multiplication module and modular multiplication module. and use Modelsim simulation software to simulating for the design of addition, subtraction, multiplication module and modular multiplication module, verify the correctness of the functions of the module, obtained delay and processing speed of the module operation. Finally, use the pipeline processing speed to estimated the slowest speed and latency encryption system, obtained by comparative analysis of the encryption system encryption is faster than other encryption speed, culminating in the FPGA to achieve a rapid improvement RSA encryption algorithm.
Keywords/Search Tags:RSA, encryption, Modula, exponentiation, MontgomeryModular, multiplication, algorithm, FPGA
PDF Full Text Request
Related items