Font Size: a A A

Design Of Digital Pre-Distortion Hardware Platform Based On IMT-Advanced Transceiver System

Posted on:2011-11-04Degree:MasterType:Thesis
Country:ChinaCandidate:Y F MaFull Text:PDF
GTID:2178360308962113Subject:Computer application technology
Abstract/Summary:PDF Full Text Request
Based on the IMT-Advanced transceiver system, the hardware platform is designed and implemented in this thesis, which is able to provide the function of digital pre-distortion. The transmitted signal can be amplified linearly in this platform, thus the system performance is enhanced in terms of nice signal transmission and low bit error ratio.First, the current research status, standards evolution and technical features are introduced in this thesis. According to the theory of digital pre-distortion, the working theory and design methodology of this digital pre-distortion hardware platform are illustrated in detail. In this hardware system, part of the transmitted signal can be coupled with the original high speed base band signal to perform the calculation of pre-distortion in order to mitigate the influence of the non-linear signal amplification in the original broadband power amplifier.Second, the main chips for the system is analyzed and chosen based on the system working theory, technical requirements and the redundancy principal in this project. Meanwhile, the circuit designs of FPGA, ADC, DAC, storage module, clock module, interface module and power management module are proposed in association with the previous analysis.Third, the relative high speed PCB board is analyzed and designed. To guarantee the integrity of signal and power, the layout, through-holes and power in the hardware should be designed carefully to provide the high working reliability of the circuit board.Finally, the function modules in this digital pre-distortion hardware platform are debugged and relative results are organized. It demonstrates that the power module is able to provide the qualified voltage; central processing FPGA works well; the generated DDR2 IP Core can read the correct information of time sequence; the samples can be got from AD9627 for the given frequency; and the clock module can provide various corresponding frequencies. The results show that the system design is capable of laying a strong foundation for the further development. However, what we concern about in this thesis is the system architecture design, chip selection, circuit design and debugging, thus the analysis on the pre-distortion algorithm is beyond the research scope of this thesis.
Keywords/Search Tags:IMT-Advanced, digital pre-distortion, high speed PCB, FPGA, high speed ADC/DAC, IP core
PDF Full Text Request
Related items