Font Size: a A A

The Vmm Planner-validation Program Automation

Posted on:2009-09-01Degree:MasterType:Thesis
Country:ChinaCandidate:B GaoFull Text:PDF
GTID:2199360272460172Subject:Electronics and Communications Engineering
Abstract/Summary:PDF Full Text Request
One of the biggest challenges in verification is to determine how much progress has been made, being able to measure that progress, and, based on that measurement, predict how close verification engineers are to closure while guaranteeing quality for the design they are verifying. Traditionally, design teams use a spreadsheet to create verification plans and write scripts to extract data from nonmachine-executable simulation log files to monitor verification progress. Traditionally, this method has been difficult to maintain, and it relies on every design-team member' s diligence. So, we have figured out a way to automatically tie in much of that verification-data monitoring to its verification environment with VMM Planner, which allows verification managers to capture, track, and measure verification progress.
Keywords/Search Tags:Verification, Plan, Automation, Track, Report
PDF Full Text Request
Related items