Font Size: a A A

The Design & Optimization And Verification Of IALU And VRDC Unit In 64-bit X-DSP

Posted on:2015-01-24Degree:MasterType:Thesis
Country:ChinaCandidate:Y L SunFull Text:PDF
GTID:2308330479979160Subject:Software engineering
Abstract/Summary:PDF Full Text Request
The digital signal processor is a special processor for high speed real-time digital signal processing, which is widely used in the field of aerospace, communication, automation and consumptive electronic production. The requirement of DSP with high performance and high operational precision is impending, so it is significant to develop the DSP with 64-bit.X-DSP is a 64-bit high performance processor, which belongs to top-down design. It has very powerful parallel arithmetic ability, for involving multifarious fixed-point and floating-point operations. The design, optimization and verification of IALU unit and VRDC in X-DSP are the topic of this paper. The content of this paper is as follows:1. In the design of IALU unit, first, we introduced the general structure of X-DSP, the instruction function of IALU unit and VRDC unit. Then, based on the standard and princip of design, we finish the design of micro-architecture of IALU unit and VRDC unit, similarly, finish the logic design of sub-modules in these units,.2. In the process of IALU unit optimization, we first summarize the overall frame of SC and VPU. Then, aiming at the shortage of IALU unit, we find out the means, which could resolve the problems about performance and power.3. Functional verification is a very important part in the field of digital circuit design. In this paper, we make full use of simulation verification to check out the function of IALU unit and VRDC unit, at the same time, merge coverage statistical tool to eliminate the blind spot in the process of simulation verification. Coverage statistics is a lamp to further verification, also could ensure the correctness. Furthermore, we use the formalization verification tools to ensure the correctness.4.Finally, we use the Design Compiler of Synopsys to process logical synthesis for IALU unit and VRDC unit in 45 nm CMOS technics. Now, IALU unit could reach 310 ps and VRDC unit is 160 ps. On the whole, both IALU unit and VRDC unit could achieve the goal of 450 ps.
Keywords/Search Tags:Digital signal processor, IALU, VRDC, Design and optimization, Simulation verification, Formalization verification
PDF Full Text Request
Related items