Font Size: a A A

The Design Of Layer-count/void-count Fuze Hardware Circuit Based On DSP

Posted on:2014-01-30Degree:MasterType:Thesis
Country:ChinaCandidate:J S ZhengFull Text:PDF
GTID:2232330395992133Subject:Mechanical and electrical engineering
Abstract/Summary:PDF Full Text Request
The United States is the earliest country who developed the Hardtarget smart fuze successfully. It is the key that destroyingunderground targets weapons. This fuze uses sensitive accelerationsensor as the core component, and obtains the acceleration value inthe process of mission body penetration, after it gets to the defaultlocation, the projectile is detonated, to achieve the biggest damageeffect. At present, there are many means to control its blasting, suchas controlling time blast, void recognition priming, layer-count priming,meter stroke initiation, depth setting initiation, media recognitionpriming and so on. In the modern military war,this advanced fuzetechnology is used for penetration bullet, terminal sensitive projectile,tactical missile, penetration ammunition system. Thus, the paper’smain content is the hardware circuit design of hard target smart fuzelayer-count/void-count, It processes the simulated acceleration valueto determine the number of Current layer the projectile penetrates.Thus the projectile is detonated successfully in the specific layer bycombining with the DSP software.The key point of this paper is the designation of DSP minimumsystem using the Texas chip of TMS320F28335as the core. First ofall, the development status of hard target smart fuze both at homeand abroad and the basic knowledge of DSP chip are introduced,which provide a theoretical basis for hardware circuit of minimum system and identification of software algorithm. In the aspect ofhardware circuit design, choose TMS320F28335chip as the coreprocessor to finish the designation of layer-count/void-counthardware circuit. It is divided into two parts mainly: the Signalconditioning circuit(analog circuit) and the signal processingcircuit(DSP). The former includes bias circuit, multiplier circuit, Butterworth filter circuit and signal amplifying circuit; the latter mainly is thedesignation of minimum system which uses TMS320F28335chip asthe core, which include power supply circuit, JTAG interface circuit,reset circuit, A/D protection circuit,download circuit and displaymodule circuit. At last, debug the whole hardware circuit and illustratehow to realize the function of layer-count/void-count. The debuggingprocess is divided into independent debugging and system debugging.After debugging each part of the hardware circuit successfully, debugthe system until the whole system circuit is debugged successfully.After finishing debugging the minimum system hardware circuitsuccessfully, import the successful compilation of software programsinto CCS software to complete the final function oflayer-count/void-count.
Keywords/Search Tags:DSP, layer-count/void-count, simulation, penetrationon, Hard Target Smart Fuze, Hardware circuit
PDF Full Text Request
Related items