Font Size: a A A

The Development Of JL01Data Recorder

Posted on:2015-12-28Degree:MasterType:Thesis
Country:ChinaCandidate:H HuFull Text:PDF
GTID:2272330422480597Subject:Communication and Information System
Abstract/Summary:PDF Full Text Request
A flight data recorder (FDR) plays an important role in the unmanned aerial vehicle (UAV). TheUAV becomes more complex and flight environment (humidity, salt fog, sunshine, electromagneticradiation and other emergencies) is bad. When the UAV is on a mission, there is the great amount ofdynamic data. For reliable fault analysis and experiment evaluation, a data recording system recordflight state data (time, velocity, acceleration, course, pitch attitude) in the process of the aircraft. Theinformation can reoccure the flight.In this paper, it adopts FPGA as the master control chip in JL01FDR. FPGA chip has manyadvantages, such as low power consumption, high reliability, short development cycle and low cost. Italso chooses NAND Flash as a storage medium, which are in tandem to realize the expansion ofstorage capacity. USB is adopted as the data unloading interface and its transfer rate reached5GBPS.Its usage simplifies data unloading process, reduces the data error rate, and shortens the unloadingtime. In order to match rate betweem RS232serial port transmission rate and the NAND Flash datastorage rate, the operation of ping-pong cache is used by using double pieces of SDRAM. At the sametime, we can also use them to support large capacity cache, making USB transmission speed playacme to satisfy the requirement of all kinds of data transmission.It introduces how to use Verilog HDL language for NAND Flash operations, such as reset, erase,θ―»and write in detail on Quartus II. Then it uses Modelsim to conduct function simulation. At theend, hardware debugging will be operated on the development board.Based on the analysis of the traditional bad block management and an idea of the C language, thispaper discusses a kind of dynamic bad block management scheme, the principle and implementationof data verification in detail.In this paper, the preparatory work laid a solid foundation for the UAV airborne systems in thedevelopment of flight data recorder and has good guidance meaning in the development of the datarecorder for other occasions.
Keywords/Search Tags:flight data recorder, UAV, NAND Flash, FPGA, Verilog HDL, RS232
PDF Full Text Request
Related items