Font Size: a A A

Design And Implementation Of Multiparameter Measurement System In Certain Missile Flying Test

Posted on:2009-01-29Degree:MasterType:Thesis
Country:ChinaCandidate:H Z HeFull Text:PDF
GTID:2132360245971180Subject:Measuring and Testing Technology and Instruments
Abstract/Summary:PDF Full Text Request
There are a large number of testing and researching works in the research and development of missile, including the land test, system test, firing, approved product and after-optimization, so it is important to record the parameter of active state and environment data of the each internal system of the missile firing in time. At the same time the Missile-borne Data Acquisition System was developed to meet the requirement. Aiming at the air-to-ground missile, the Missile-borne Data Acquisition System was designed by macroscopic design theory and technical requirement, which can collect and record the environment parameter of missile flight, control information, image and other data, and current supply the whole test system of missile. In this paper, the composition principle of the Missile-borne Data Acquisition System was discussed, and the key technique, difficulty, optimization project were analyzed, finally, the design of circuit and the method of FPGA controlling logical unit were detailed.Based on the FPGA and Flash, we explained the following technology:1. The individual guard of memory was presented for reliability of read-back data, it realized the minimization design and the guard of memory, thus improved the reliability to ensure the effective recovery of recording data.2. The paper discussed the two kinds of methods to improve the speed of Flash for the slow save speed, including pipeline technique and Two-plane page program technique, and a kind of effective and simple method to the detection and management of invalid block of Flash was also discussed.3. UART and FIFO were integrated in FPGA by used of SOC system and the FPGA technique, which reduced the peripheral device and improved the integrated level of the system.4. The paper presented optimization design including: removing of signal interference, the judgments of the priority of multi-chip FIFO and so on. Additionally, the logic codes of FPGA were compiling by VHDL on the basis of the principle of modularization, thus the codehas better transplantation.
Keywords/Search Tags:Data Acquisition, FPGA, Flash, Camera Link, IP core
PDF Full Text Request
Related items