Font Size: a A A

System Design Of Image Storage Based On SOPC

Posted on:2017-12-03Degree:MasterType:Thesis
Country:ChinaCandidate:X C TianFull Text:PDF
GTID:2392330623954582Subject:Ordnance Science and Technology
Abstract/Summary:PDF Full Text Request
Data record has profound and extensive impact on data analysis and measurement,as well as for the development of science and social progress.The research of the small,high speed and high reliability storage test system is of practical significance.Traditional storage test system,using a pure hardware language writing,when the system needs to change,the need for cumbersome details change.The image is stored as the research object,using Nand-flash as the storage medium.The application of FPGA embedies Nios II soft core system control,increases portability.To achieve the miniaturization design of modular storage test system.In this paper,the design and verification of SOPC system using FPGA to complete signal processing is based on image storage.First introduce the background and significance of the research,the technology development of storage test system,image storage testing technology development status at home and abroad;then according to the test environment set,determine the technical indexes of each part of the system,through detailed analysis and discussion to the theory of memory test system,so as to determine the issue of the data acquisition and storage,and use these theories as a basis,through the analysis of the characteristics,the measured signal system accuracy and other technical indicators to select the appropriate components of hardware design and software design.According to the overall plan,This paper design the hardware circuit,including video capture module,storage module design,communication module design,the design of the core module,the power module design.Then according to the hardware platform,build the II Nios hardware system,define the Nand-flash controller IP core design process.At last,the experiment and result analysis of the software and hardware debugging process verify the feasibility of the custom IP core-Nand-flash controller,and the test reading speed is in line with the design requirements.
Keywords/Search Tags:Storage and test, SOPC, NIOS ?, IP core
PDF Full Text Request
Related items